

Srinivas Reddy et al.  
Application No.: 09/832,685  
Page 2

**PATENT**

B1  
Cont'd

5 is driven from the first logic element onto the interconnect line using the first tristate  
6 driver;  
7 dynamically tristating the first tristate driver; and  
8 dynamically enabling a second tristate driver having an input coupled to a  
9 second logic element and an output directly connected to the interconnect line, such that a  
10 second signal is driven from the second logic element onto the interconnect line using the  
11 second tristate driver.

Sub  
C2

B2

1 48. (Amended) A programmable logic integrated circuit  
2 comprising:  
3 a programmable interconnect bus;  
4 a plurality of logic elements configurable to perform logical functions;  
5 a plurality of tristate devices coupled between the plurality of logic  
6 elements and the programmable interconnect bus;  
7 a plurality of programmable memory cells coupled to the plurality of  
8 tristate devices to programmably enable and programmably tristate the plurality of tristate  
9 devices; and  
10 tristate control logic having outputs coupled only to the plurality of tristate  
11 devices to dynamically enable and dynamically tristate the plurality of tristate devices.

Sub  
C3

B3

1 52. (Amended) A programmable logic integrated circuit  
2 comprising:  
3 a first logic element having a first output;  
4 a first tristate driver having a first enable input, a second enable input, a  
5 second output, and a first input coupled to the first output;  
6 a first programmable memory cell coupled to the first enable input;  
7 a second logic element coupled to the second enable input;  
8 a third logic element having a third output;  
9 a second tristate driver having a third enable input, a fourth output, and a  
10 second input coupled to the third output;

Srinivas Reddy et al.  
Application No.: 09/832,685  
Page 3

PATENT

B3  
cont'd

11 a second programmable memory cell coupled to the third enable input;  
12 and  
13 an interconnect line coupled to the second output and the fourth output,  
14 wherein the interconnect line is not coupled to the second input and the  
15 fourth input by a programmable connection, and the second logic element may  
16 dynamically tristate and dynamically enable the tristate driver.

Sub C4  
B4

Sub D7

55. (New) The method of claim 33 wherein the first tristate driver is dynamically tristated without writing to a memory cell.

1 56. (New) An integrated circuit comprising:  
2 a first logic element having an output;  
3 a first tristate driver having an input coupled to the output of the first logic  
4 element, and an output;  
5 a second logic element having an output;  
6 a second tristate driver having an input coupled to the output of the second  
7 logic element, and an output; and  
8 an interconnect line coupled to the output of the first tristate driver and  
9 coupled to the output of the second tristate driver,  
10 wherein the output of the first tristate driver is not coupled by a  
11 programmable connection to the interconnect line, the output of the second tristate driver  
12 is not coupled by a programmable connection to the interconnect line, and the first tristate  
13 driver and the second tristate driver may be dynamically tristated and enabled.

Sub E7

57. (New) The integrated circuit of claim 56 wherein the first tristate driver is dynamically tristated without writing to a memory cell.

1 58. (New) An integrated circuit comprising:  
2 a first tristate driver coupled between a first logic element and a first  
3 interconnect line;

Srinivas Reddy et al.  
Application No.: 09/832,685  
Page 4

PATENT

4 a second tristate driver coupled between a second logic element and a  
5 second interconnect line; and  
6 a tristate control block having outputs coupled only to enable inputs of a  
7 plurality of tristate drivers,  
8 wherein the plurality of tristate drivers comprises the first tristate driver  
9 and the second tristate driver.

1 58. (New) The integrated circuit of claim 58 further  
2 comprising a third logic element coupled to the tristate control block.

1 60. (New) The integrated circuit of claim 59 wherein the first  
2 tristate driver and the second tristate driver may be dynamically tristated and enabled.

1 61. (New) The integrated circuit of claim 60 wherein the first  
2 tristate driver and the second tristate driver are dynamically tristated without writing to a  
3 memory cell.